View STA8088TG_6283434.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

data brief for further information contact your local stmicroelectronics sales office. february 2012 doc id 022668 rev 2 1/16 1 STA8088TG gps/galileo/glonass/qzss tracker features stmicroelectronics ? 3 rd generation positioning receiver with 32 tracking channels and 2 fast acquisition channels compatible with gps, galileo and glonass systems hosted optimized architecture where host resources are available to execute ? positioning software ?st-agps ? dead reckoning sw embedded ram enough for running acquisition/tracking tasks (flashless solution) tcxo clock out available embedded rf front-end with separate gps/galieo/qzss and glonass if outputs embedded low noise amplifier -162 dbm indoor sensitivity (tracking mode) fast ttff < 1 s in hot start and 35 s in cold start high performance arm946 mcu (up to 208 mhz) 256 kbyte embedded sram 2 uarts 3 embedded 1.8 v voltage regulators i/o level selectable 1.8 v or 3.3 v operating condition: ?v dd12 : 1.2 v 10% ?v dd18/rf18 : 1.8 v 5% ?v lpvr 1.62 v to 3.6 v ?v ddio : 1.8 v 5%; 3.3 v 10% st automotive grade compliant packages: ? vfqfpn56 (7x7x0.85mm) 0.4 mm pitch ? vfqfpn56 (8x8x0.85mm) 0.5 mm pitch ambient temperature range: -40/+85c description STA8088TG is a host based positioning receivers ic working on multiple constellations (gps/galileo/glonass/qzss). STA8088TG family enables telematic and handset manufacturers to differentiate in the market by providing the best performing solution at lowest system cost. the device is offered with a complete gnss firmware which performs all gnss operations including tracking, acquisition, navigation and data output compatible with different host operating systems. vfqfpn56 www.st.com
contents STA8088TG 2/16 doc id 022668 rev 2 contents 1 overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2 pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2.1 block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2.2 vfqfpn56 pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.3 power supply pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.4 main function pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.5 test/emulated dedicated pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.6 rf front-end pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.7 port 0 pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2.8 port 1 pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3 package and packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 3.1 ecopack ? packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 3.2 vfqfpn56 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4 ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
STA8088TG list of tables doc id 022668 rev 2 3/16 list of tables table 1. power supply pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 table 2. main function pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 table 3. test/emulated dedicated pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 4. rf front-end pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 5. port 0 pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 6. port 1 pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 7. vfqfpn56 7 x 7 x 0.85 mm package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 8. vfqfpn56 8 x 8 x 0.85 mm package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 9. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
list of figures STA8088TG 4/16 doc id 022668 rev 2 list of figures figure 1. STA8088TG system block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 2. vfqfpn56 connection diagram (bottom view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 3. vfqfpn56 package dimension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 figure 4. ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
STA8088TG overview doc id 022668 rev 2 5/16 1 overview STA8088TG is a highly integrated system-on-chip device designed for positioning systems applications. the embedded sram combined with a high performance arm946 microprocessor allows the running of acquisition/tracking tasks without the need of external flash. the rf front-end and gnss engines are able to support simultaneously gps/galileo/glonass and qzss navigation systems. the device is power supplied with 1.8 v and uses three on-chip voltage regulators to internally supply the rf front-end, core logic and the backup logic. in order to reduce the power consumption the chip can be directly powered with 1.2 v bypassing the embedded voltage regulators which will be put in power down mode. i/o lines are compatible with 1.8 v and 3.3v. the chip, using stmicroelectronics cmosrf technology, is housed in either vfqfpn56 (7 x 7 x 0.85 mm) or vfqfpn56 (8 x 8 x 0.85 mm) packages. the st automotive grade devices (see figure 4: ordering information scheme ) with in addition to aec-q100 qualification include a set of production flow methodology targeting zero defect per million. they, fulfilling high quality and service level automotive market requirements, are the ideal solution for in-dash navigation and oem telematic application. STA8088TG family enables telematic and handset manufacturers to differentiate in the market by providing the best performing solution at lowest system cost.
pin description STA8088TG 6/16 doc id 022668 rev 2 2 pin description 2.1 block diagram figure 1. STA8088TG system block diagram bk_dom a in vic rom 16kb ahb dcreg o s ci 3 2 o s ci 3 2 o s ci 3 2_lj_1v 8 pwr, r s t & clk ctrl i s o cell ss p regmap apb bridge2 uart2 rx - tx uart f u ll mtu gpio wd apb arm 946 i-c a che 16kb d-c a che 8 kb high s peed i - tcm 64kb 64khigh s peed d ? tcm 8 apb bridge1 s y s ctrl rtc apb ram 8 kb g 3 b as e b a nd glon ass if galgp s if 2 f as t ac q ch a nnel 3 2 trk ch a nnel s m u x ac q ram s apb bridge dc_ln_1v 8 to1v2 hpreg lpreg bkreg clock_gen ckx2 pll pg_650x frc_dpll rio s c47 te s t controller io s jtag g 3 rf ip 1. 8 v 1.2v dcreg s pi if o s ci 26mhz rf s ection lna s ection adc galgp s adc glona ss i/d s witchable tcm 8 x16kb gapgcft00541
STA8088TG pin description doc id 022668 rev 2 7/16 2.2 vfqfpn56 pin configuration figure 2. vfqfpn56 connection diagram (bottom view) 4-3 4234n %0 6$$?-62 40?)&?0 40?)&?. 62&?2&!$# ,.!?). '.$?,.! ,.!?/54 62&/54?2&62 62&?2&62 62&?,.! 5!2 4?48"oot 0 5!2 4?28 0 5!2 4?48"oot? 0 5!2 4?28 0 '0)/0 6$$?-62 24#?84/ 6$$?,062 24#?84) 6$$?-62 4$/ 6$$?)/2 4$) 4#+ 62&?2&! 2&!?). 62&?-)8 62&?)& 62&?2&6#/ 84!,?). 84!,?/54 6$$?,062 6$$?-62 34$"9n 234n 7!+%50 6$$?-62 .# .# 6$$?)/2 6$$?)/2 4#8/?/54 ("1($'5 .# .# .# .# .# .# 003?/54 5!2 4?2430 5!2 4?#430 .# .# .#
pin description STA8088TG 8/16 doc id 022668 rev 2 2.3 power supply pins 2.4 main function pins table 1. power supply pins symbol i/o functions vfqfn56 vdd18_mvr[1,2] pwr digital supply voltage for main voltage regulator (1.8 v) 31,4 vdd12_mvr[1,2,3] pwr digital supply voltage for core circuitry (1.2 v). when using the mvr, this pin shall not be driven by an external voltage supply, but a capacitance shall be connected between these pins and gnd to guarantee on-chip voltage stability. 22,47,30 vdd_lpvr pwr digital supply voltage for low power voltage regulator (1.62 - 3.6 v) 29 vdd12_lpvr pwr digital supply voltage for backup logic (1.2 v). when using the lpvr, this pin shall not be driven by an external voltage supply, but a capacitance shall be connected between these pins and gnd to guarantee on-chip voltage stability. 21 vdd_ior1 pwr digital supply voltage for i/o ring 1 (1.8 or 3.3v) 44 vdd_ior3 pwr digital supply voltage for i/o ring 3 (1.8v) 45 vdd_ior5 pwr digital supply voltage for i/o ring 5 (3.3v) 52 vrf18_rfvr pwr analog supply voltage for rf voltage regulator (1.8v) 13 vrf12out_rfvr pwr rf voltage regulator 1.2v output 12 vrf12_lna pwr analog supply voltage for lna (1.2v) 8 vrf12_rfa pwr analog supply voltage for rfa (1.2v) 14 vrf12_mix pwr analog supply voltage for mixer (1.2v) 16 vrf12_if pwr analog supply voltage for if (1.2v) 17 vrf12_rfvco pwr analog supply voltage for vco (1.2v) 18 vrf12_rfadc pwr analog supply voltage for rf adc (1.2v) 7 gnd_lna gnd analog supply ground for lna 10 gnd gnd analog and digital supply ground ep table 2. main function pins symbol i/o voltage i/o functions vfqfpn56 stdbyn 1.2v i when low, the chip is forced in standby mode - all pins in high impedance except the ones powered by backup supply 24 rstn 1.2v i reset input with schmitt-trigger characteristics and noise filter. 25 wakeup 1.2v i wakeup from standby mode 26 rtc_xti 1.5v (max) i input of the 32khz oscillator amplifier circuit and input of the internal real time clock circuit. 27
STA8088TG pin description doc id 022668 rev 2 9/16 2.5 test/emulated dedicated pins 2.6 rf front-end pins rtc_xto 1.5v (max) o output of the oscillator amplifier circuit. 28 pps_out vdd_ior1 o pulse per second output 33 tcxo_out vdd_ior3 o buffered tcxo output 46 table 2. main function pins (continued) symbol i/o voltage i/o functions vfqfpn56 table 3. test/emulated dedicated pins symbol i/o voltage i/o functions vfqfpn56 tdo vdd_ior5 o jtag test data out 50 tdi vdd_ior5 i jtag test data in 53 tck vdd_ior5 i jtag test clock 56 tms vdd_ior5 i jtag test mode select 2 trstn vdd_ior5 i jtag test circuit reset 3 tp_if_p vrf12_if o diff.test point for if ? positive 5 tp_if_n vrf12_if o diff.test point for if ? negative 6 table 4. rf front-end pins symbol i/o voltage i/o functions vfqfpn56 lna_in vrf12_lna i low noise amplifier input 9 lna_out vrf12_lna o low noise amplifier output 11 rfa_in vrf12_rfa i rf amplifier input 15 xtal_in vrf12_rfdig i input side of crystal oscillator or tcxo input 19 xtal_out vrf12_rfdig o output side of crystal oscillator 20
pin description STA8088TG 10/16 doc id 022668 rev 2 2.7 port 0 pins port 0 consists of a 32-bit bidirectional i/o port (only 3-bit are used in STA8088TG). it can be either used as general purpose input or output port, or configured according to the associated alternate functions. 2.8 port 1 pins port 1 consists of a 32-bit bidirectional i/o port (only 4-bit are used in STA8088TG). it can be either used as general purpose input or output port, or configured according to the associated alternate functions. table 5. port 0 pins symbol i/o voltage i/o mode functions vfqfpn56 p0.0 vdd_ior1 io default gpio.0: general purpose io 32 i a pps_in: pulse per second input o b pps_out: pulse per second output p0.14 vdd_ior1 o default uart0_rts: uart0 request to send 35 io a gpio.14: general purpose io p0.15 vdd_ior1 i default uart0_cts: uart0 clear to send 36 io a gpio.1: general purpose io table 6. port 1 pins symbol i/o voltage i/o mode functions vfqfpn56 p1.4 vdd_ior1 i default uart2_rx: uart 2 rx data 34 i/o a gpio36: general purpose i/o p1.5 vdd_ior1 i/o default uart2_tx / boot_0: uart 2 tx data / arm boot 0 37 i/o a gpio37: general purpose i/o p1.6 vdd_ior1 i default uart0_rx: uart 0 rx data 38 i/o a gpio38: general purpose i/o p1.7 vdd_ior1 i/o default uart0_tx / boot_1: uart 0 tx data / arm boot 1 39 i/o a gpio39: general purpose i/o
STA8088TG package and packing information doc id 022668 rev 2 11/16 3 package and packing information 3.1 ecopack ? packages in order to meet environmental requirements, st offers these devices in different grades of ecopack ? packages, depending on their level of environmental compliance. ecopack ? specifications, grade definitions and product status are available at: www.st.com . ecopack ? is an st trademark. 3.2 vfqfpn56 package information table 7. vfqfpn56 7 x 7 x 0.85 mm package dimensions symbol min. typ. max common dimensions a 0.80 0.85 0.90 a1 0 0.01 0.05 a2 0.60 0.65 0.70 a3 0.20 ref b 0.15 0.20 0.25 d 7.00 bsc d1 6.75 bsc d2 5.0 5.1 5.2 e 7.00 bsc e1 6.75 bsc e2 5.0 5.1 5.2 e 0.40 bsc 0 12 l 0.30 0.40 0.50 n56 nd 14 ne 14 p 0.24 0.42 0.60
package and packing information STA8088TG 12/16 doc id 022668 rev 2 table 8. vfqfpn56 8 x 8 x 0.85 mm package dimensions symbol min. typ. max common dimensions a 0.80 0.85 0.90 a1 0 0.01 0.05 a2 0.60 0.65 0.70 a3 0.20 ref b 0.18 0.23 0.30 d 8.00 bsc d1 7.75 bsc d2 5.2 5.3 5.4 e 8.00 bsc e1 7.75 bsc e2 5.2 5.3 5.4 e 0.50 bsc 0 12 l 0.30 0.40 0.50 n56 nd 14 ne 14 p 0.24 0.42 0.60
STA8088TG package and packing information doc id 022668 rev 2 13/16 figure 3. vfqfpn56 package dimension ("1($'5
ordering information STA8088TG 14/16 doc id 022668 rev 2 4 ordering information figure 4. ordering information scheme packing gnss automotive grade tr = tape and reel = tray 5 = = vfqfpn56 (8 x 8 x 0.85mm) = vfqfpn56 (7 x 7 x 0.85mm) a = st automotive grade = aec-q100 g = gps/glonass/galileo/qzss = gps/qzss tr a cke r sta8088t tr ga example code: family identifier package option 5
STA8088TG revision history doc id 022668 rev 2 15/16 5 revision history table 9. document revision history date revision changes 26-jan-2012 1 initial release. 17-feb-2012 2 updated features list. table 7: vfqfpn56 7 x 7 x 0.85 mm package dimensions : ? q, r: removed rows added table 8: vfqfpn56 8 x 8 x 0.85 mm package dimensions upfated figure 4: ordering information scheme
STA8088TG 16/16 doc id 022668 rev 2 please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unless otherwise set forth in st?s terms and conditions of sale st disclaims any express or implied warranty with respect to the use and/or sale of st products including without limitation implied warranties of merchantability, fitness for a particular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right. unless expressly approved in writing by two authorized st representatives, st products are not recommended, authorized or warranted for use in military, air craft, space, life saving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or severe property or environmental damage. st products which are not specified as "automotive grade" may only be used in automotive applications at user?s own risk. resale of st products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or register ed trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2012 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - philippines - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com

▲Up To Search▲

Price & Availability of STA8088TG

	To Download STA8088TG Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .